Pretražite po imenu i prezimenu autora, mentora, urednika, prevoditelja

Napredna pretraga

Pregled bibliografske jedinice broj: 633607

Unified Flow of Custom Processor Design and FPGA Implementation


Ivošević, Danko; Sruk, Vlado
Unified Flow of Custom Processor Design and FPGA Implementation // Proceedings of EUROCON 2013 Conference / Kuzle, Igor, Tomislav Capuder, Hrvoje Pandžić (ur.).
Zagreb: Institute of Electrical and Electronics Engineers (IEEE), 2013. str. 1721-1727 (predavanje, međunarodna recenzija, cjeloviti rad (in extenso), znanstveni)


CROSBI ID: 633607 Za ispravke kontaktirajte CROSBI podršku putem web obrasca

Naslov
Unified Flow of Custom Processor Design and FPGA Implementation

Autori
Ivošević, Danko ; Sruk, Vlado

Vrsta, podvrsta i kategorija rada
Radovi u zbornicima skupova, cjeloviti rad (in extenso), znanstveni

Izvornik
Proceedings of EUROCON 2013 Conference / Kuzle, Igor, Tomislav Capuder, Hrvoje Pandžić - Zagreb : Institute of Electrical and Electronics Engineers (IEEE), 2013, 1721-1727

ISBN
978-1-4673-2231-7

Skup
Internatinal Conference on Computer as a Tool EUROCON 2013

Mjesto i datum
Zagreb, Hrvatska, 01.07.2013. - 04.07.2013

Vrsta sudjelovanja
Predavanje

Vrsta recenzije
Međunarodna recenzija

Ključne riječi
Custom Processor Design; No-Instruction-Set Computer; High-Level Synthesis; Data Path Design; FPGA Implementation

Sažetak
The automation of custom hardware design often focuses on hardware optimizations for smaller portions of code that dominate the design execution. The same presumption can be stated for custom processor design. The data path of the processor can be well optimized for particular blocks of code that are formed during control flow extraction. However, larger source codes can have tens of blocks that result from Control Flow Graph (CFG). We implemented a global semi-automated flow that hierarchically forms the set of blocks which contributions are modeled into processor architecture. Resulting processor model is translated to RTL description and implemented inside FPGA logic.

Izvorni jezik
Engleski

Znanstvena područja
Računarstvo



POVEZANOST RADA


Projekti:
036-0362980-1929 - Oblikovanje okolina za ugradene sustave (Sruk, Vlado, MZO ) ( CroRIS)

Ustanove:
Fakultet elektrotehnike i računarstva, Zagreb

Profili:

Avatar Url Vlado Sruk (autor)

Avatar Url Danko Ivošević (autor)

Poveznice na cjeloviti tekst rada:

Pristup cjelovitom tekstu rada

Citiraj ovu publikaciju:

Ivošević, Danko; Sruk, Vlado
Unified Flow of Custom Processor Design and FPGA Implementation // Proceedings of EUROCON 2013 Conference / Kuzle, Igor, Tomislav Capuder, Hrvoje Pandžić (ur.).
Zagreb: Institute of Electrical and Electronics Engineers (IEEE), 2013. str. 1721-1727 (predavanje, međunarodna recenzija, cjeloviti rad (in extenso), znanstveni)
Ivošević, D. & Sruk, V. (2013) Unified Flow of Custom Processor Design and FPGA Implementation. U: Kuzle, Igor, Tomislav Capuder, Hrvoje Pandžić (ur.)Proceedings of EUROCON 2013 Conference.
@article{article, author = {Ivo\v{s}evi\'{c}, Danko and Sruk, Vlado}, year = {2013}, pages = {1721-1727}, keywords = {Custom Processor Design, No-Instruction-Set Computer, High-Level Synthesis, Data Path Design, FPGA Implementation}, isbn = {978-1-4673-2231-7}, title = {Unified Flow of Custom Processor Design and FPGA Implementation}, keyword = {Custom Processor Design, No-Instruction-Set Computer, High-Level Synthesis, Data Path Design, FPGA Implementation}, publisher = {Institute of Electrical and Electronics Engineers (IEEE)}, publisherplace = {Zagreb, Hrvatska} }
@article{article, author = {Ivo\v{s}evi\'{c}, Danko and Sruk, Vlado}, year = {2013}, pages = {1721-1727}, keywords = {Custom Processor Design, No-Instruction-Set Computer, High-Level Synthesis, Data Path Design, FPGA Implementation}, isbn = {978-1-4673-2231-7}, title = {Unified Flow of Custom Processor Design and FPGA Implementation}, keyword = {Custom Processor Design, No-Instruction-Set Computer, High-Level Synthesis, Data Path Design, FPGA Implementation}, publisher = {Institute of Electrical and Electronics Engineers (IEEE)}, publisherplace = {Zagreb, Hrvatska} }




Contrast
Increase Font
Decrease Font
Dyslexic Font