Pretražite po imenu i prezimenu autora, mentora, urednika, prevoditelja

Napredna pretraga

Pregled bibliografske jedinice broj: 343078

Cycle-approximate Retargetable Performance Estimation at the Transaction Level


Hwang, Yonghyun; Abdi, Samar; Gajski Gajski, Daniel D.
Cycle-approximate Retargetable Performance Estimation at the Transaction Level // Proceedings - Design, Automation and Test in Europe, DATE
München, Njemačka: EDAA, 2008. str. 3-9 (predavanje, međunarodna recenzija, cjeloviti rad (in extenso), znanstveni)


CROSBI ID: 343078 Za ispravke kontaktirajte CROSBI podršku putem web obrasca

Naslov
Cycle-approximate Retargetable Performance Estimation at the Transaction Level

Autori
Hwang, Yonghyun ; Abdi, Samar ; Gajski Gajski, Daniel D.

Vrsta, podvrsta i kategorija rada
Radovi u zbornicima skupova, cjeloviti rad (in extenso), znanstveni

Izvornik
Proceedings - Design, Automation and Test in Europe, DATE / - : EDAA, 2008, 3-9

ISBN
978-3-9810801-3-1

Skup
Design, Automation and Test in Europe, DATE

Mjesto i datum
München, Njemačka, 10.03.2008. - 14.03.2008

Vrsta sudjelovanja
Predavanje

Vrsta recenzije
Međunarodna recenzija

Ključne riječi
Cycle-approximate Performance Estimation; Transaction Level Modeling; System Design Methodology

Sažetak
This paper presents a novel cycle-approximate performance estimation technique for automatically generated transaction level models (TLMs) for heterogeneous multicore designs. The inputs are application C processes and their mapping to processing units in the platform. The processing unit model consists of pipelined datapath, memory hierarchy and branch delay model. Using the processing unit model, the basic blocks in the C processes are analyzed and annotated with estimated delays. This is followed by a code generation phase where delay-annotated C code is generated and linked with a SystemC wrapper consisting of inter-process communication channels. The generated TLM is compiled and executed natively on the host machine. Our key contribution is that the estimation technique is close to cycle-accurate, it can be applied to any multi-core platform and it produces high-speed native compiled TLMs. For experiments, timed TLMs for industrial scale designs such as MP3 decoder were automatically generated for 4 heterogeneous multi-processor platforms with up to 5 PEs under 1 minute. Each TLM simulated under 1 second, compared to 3-4 hrs of instruction set simulation (ISS) and 15-18 hrs of RTL simulation. Comparison to on-board measurement showed only 8% error on average in estimated number of cycles.

Izvorni jezik
Engleski

Znanstvena područja
Računarstvo



POVEZANOST RADA


Projekti:
036-0362980-1929 - Oblikovanje okolina za ugradene sustave (Sruk, Vlado, MZO ) ( CroRIS)

Ustanove:
Fakultet elektrotehnike i računarstva, Zagreb

Profili:

Avatar Url Daniel Gajski (autor)


Citiraj ovu publikaciju:

Hwang, Yonghyun; Abdi, Samar; Gajski Gajski, Daniel D.
Cycle-approximate Retargetable Performance Estimation at the Transaction Level // Proceedings - Design, Automation and Test in Europe, DATE
München, Njemačka: EDAA, 2008. str. 3-9 (predavanje, međunarodna recenzija, cjeloviti rad (in extenso), znanstveni)
Hwang, Y., Abdi, S. & Gajski Gajski, D. (2008) Cycle-approximate Retargetable Performance Estimation at the Transaction Level. U: Proceedings - Design, Automation and Test in Europe, DATE.
@article{article, author = {Hwang, Yonghyun and Abdi, Samar and Gajski Gajski, Daniel D.}, year = {2008}, pages = {3-9}, keywords = {Cycle-approximate Performance Estimation, Transaction Level Modeling, System Design Methodology}, isbn = {978-3-9810801-3-1}, title = {Cycle-approximate Retargetable Performance Estimation at the Transaction Level}, keyword = {Cycle-approximate Performance Estimation, Transaction Level Modeling, System Design Methodology}, publisher = {EDAA}, publisherplace = {M\"{u}nchen, Njema\v{c}ka} }
@article{article, author = {Hwang, Yonghyun and Abdi, Samar and Gajski Gajski, Daniel D.}, year = {2008}, pages = {3-9}, keywords = {Cycle-approximate Performance Estimation, Transaction Level Modeling, System Design Methodology}, isbn = {978-3-9810801-3-1}, title = {Cycle-approximate Retargetable Performance Estimation at the Transaction Level}, keyword = {Cycle-approximate Performance Estimation, Transaction Level Modeling, System Design Methodology}, publisher = {EDAA}, publisherplace = {M\"{u}nchen, Njema\v{c}ka} }




Contrast
Increase Font
Decrease Font
Dyslexic Font