Naslov
A Retargetable, Ultra-fast Instruction Set Simulator

Autori
Jianwen Zhu ; Gajski, D.D.

Vrsta, podvrsta i kategorija rada
Radovi u zbornicima skupova, cjeloviti rad (in extenso), znanstveni

Izvornik
Proceedings of the Conference on Design Automation and Test in Europe / - , 1999, 298-302

Skup
Conference on Design Automation and Test in Europe

Mjesto i datum
München, Njemačka, 09.03.1999. - 12.03.1999

Vrsta sudjelovanja
Predavanje

Vrsta recenzije
Međunarodna recenzija

Ključne riječi
static compiled instruction set architecture; aggressive utilization

Sažetak
In this paper we present new techniques which further improve the static compiled instruction set architecture (ISA) simulation by the aggressive utilization of the host machine resources. Such utilization is achieved by defining a low level code generation interface specialized for ISA simulation, rather than the traditional approaches which use C as a code generation interface. We are able to perform the simulation at a speed up to 102 millions of simulated instructions per second (MIPS). This result is only 1.1-2.5 times slower than the native execution on the host machine, the fastest to the best of our knowledge. Furthermore, the code generation interface is organized to implement a RISC like virtual machine, which makes our tool easily retargetable to many host platforms.

Izvorni jezik
Engleski

Znanstvena područja
Računarstvo

POVEZANOST RADA