Pregled bibliografske jedinice broj: 1249770
A Novel Three-Phase Switched-Capacitor Five-Level Multilevel Inverter with Reduced Components and Self-Balancing Ability
A Novel Three-Phase Switched-Capacitor Five-Level Multilevel Inverter with Reduced Components and Self-Balancing Ability // Applied sciences (Basel), 13 (2023), 3; 1-19 doi:10.3390/app13031713 (međunarodna recenzija, članak, znanstveni)
CROSBI ID: 1249770 Za ispravke kontaktirajte CROSBI podršku putem web obrasca
Naslov
A Novel Three-Phase Switched-Capacitor Five-Level
Multilevel Inverter with Reduced Components and
Self-Balancing Ability
Autori
Kasinath, Jena ; Dhananjay, Kumar ; Kavali, Janardhan ; Hemanth, Kumar ; Arvind, R., Singh ; Nikolovski, Srete ; Mohit, Bajaj ;
Kolaboracija
Međunarodna suradnja
Izvornik
Applied sciences (Basel) (2076-3417) 13
(2023), 3;
1-19
Vrsta, podvrsta i kategorija rada
Radovi u časopisima, članak, znanstveni
Ključne riječi
cost function ; multilevel inverter ; pulse width modulation ; switched capacitor ; total standing voltage
Sažetak
This paper proposes a step-up 3-Ф switched- capacitor multilevel inverter topology with minimal switch count and voltage stresses. The proposed topology is designed to provide five distinct output voltage levels from a single isolated dc source, making it suitable for medium and low-voltage applications. Each leg of the proposed topology contains four switches, one power diode, and a capacitor. The switching signals are also generated using a staircase universal modulation method. As a result, the proposed topology will operate at both low and high switching frequencies. To highlight the proposed topology’s advantages, a comparison of three-phase topologies wasperformed in terms of the switching components, voltage stress, component count per level factor, and cost function withthe recent literature. The topology achieved an efficiency of about 96.7% with dynamic loading, and 75% of the switches experienced half of the peak output voltage (VDC), whereas the remaining switches experienced peak output voltage (2VDC) as voltage stress. The MATLAB/Simulink environment was used to simulate the proposed topology, and a laboratory prototype was also built to verify the inverter’s theoretical justifications and real-time performance.
Izvorni jezik
Engleski
Znanstvena područja
Elektrotehnika
POVEZANOST RADA
Ustanove:
Fakultet elektrotehnike, računarstva i informacijskih tehnologija Osijek
Profili:
Srete Nikolovski
(autor)
Citiraj ovu publikaciju:
Časopis indeksira:
- Current Contents Connect (CCC)
- Web of Science Core Collection (WoSCC)
- Science Citation Index Expanded (SCI-EXP)
- Social Science Citation Index (SSCI)
- SCI-EXP, SSCI i/ili A&HCI
- Scopus