Naslov
Performance Evaluation for Application Specific Architectures

Autori
Gong, J. ; Gajski, Danijel ; Nicolau, A.

Izvornik
IEEE Transactions on Very Large Scale Integration (VLSI) Systems (1063-8210) 3 (1995), 4; 483-496

Vrsta, podvrsta i kategorija rada
Radovi u časopisima, članak, znanstveni

Ključne riječi
VLSI; application specific integrated circuits; integrated circuit design; logic CAD; parallel architectures; scheduling

Sažetak
Performance evaluation is critical for the minimization of design cost. It consists of two parts: modeling the underlying hardware engine and evaluating the performance of the application code for the model developed in the first part. In this paper, we propose a new parameterized model for application-specific architectures and present a retargetable scheduler for performance evaluation. The model, different from those proposed previously, reflects comprehensive architectural characteristics that affect hardware parallelism. The scheduler, distinguished from previous ones, takes into account not only functional and storage unit resources but also interconnect resources during the performance evaluation. The new architecture model, together with the retargetable scheduler, enables designers to accurately evaluate the performance of a variety of ASIC and ASIP architectures.

Izvorni jezik
Engleski

Znanstvena područja
Računarstvo

POVEZANOST RADA