Nalazite se na CroRIS probnoj okolini. Ovdje evidentirani podaci neće biti pohranjeni u Informacijskom sustavu znanosti RH. Ako je ovo greška, CroRIS produkcijskoj okolini moguće je pristupi putem poveznice www.croris.hr
izvor podataka: crosbi !

Embedded system environment: A framework for TLM- based design and prototyping (CROSBI ID 597917)

Prilog sa skupa u zborniku | izvorni znanstveni rad | međunarodna recenzija

Abdi, Samar ; Yonghyun Hwang ; Lochi Yu ; Hansu Cho ; Viskic, Ines ; Gajski, Daniel D. Embedded system environment: A framework for TLM- based design and prototyping // Proceedings of 21st IEEE International Symposium on Rapid System Prototyping (RSP), 2010. Institute of Electrical and Electronics Engineers (IEEE), 2010. str. 1-7

Podaci o odgovornosti

Abdi, Samar ; Yonghyun Hwang ; Lochi Yu ; Hansu Cho ; Viskic, Ines ; Gajski, Daniel D.

engleski

Embedded system environment: A framework for TLM- based design and prototyping

This paper presents Embedded System Environment (ESE), which is a comprehensive set of tools for supporting a model-based design methodology for multi-processor embedded systems. It consists of two parts: ESE Front-End and ESE BackEnd. ESE Front-End provides automatic generation of SystemC transaction level models (TLMs) from graphical capture of system platform and application C/C++ code. ESE generated TLMs can be used either as virtual platforms for SW development or for fast and early timing estimation of system performance. ESE Back-End provides automatic synthesis from TLM to Cycle Accurate Model (CAM) consisting of RTL interfaces, system SW and prototype ready FPGA project files. ESE generated RTL can be synthesized using standard logic synthesis tools and system SW can be compiled along with application code for target processors. ESE automatically creates Xilinx EDK projects for board prototyping. Our experimental results demonstrate that ESE can drastically reduce embedded system design and prototyping time, while maintaining design quality similar to manual design.

C++ language; embedded systems; field programmable gate arrays; logic design; performance evaluation; software prototyping; C-C++ code; ESE back-end; ESE front-end; FPGA project files; RTL interfaces; SW development; Xilinx EDK; cycle accurate model; early timing estimation; embedded system design; graphical capture; logic synthesis tools; model-based design methodology; multiprocessor embedded systems; prototype; system performance; transaction level models; virtual platforms

nije evidentirano

nije evidentirano

nije evidentirano

nije evidentirano

nije evidentirano

nije evidentirano

Podaci o prilogu

1-7.

2010.

objavljeno

Podaci o matičnoj publikaciji

Proceedings of 21st IEEE International Symposium on Rapid System Prototyping (RSP), 2010

Institute of Electrical and Electronics Engineers (IEEE)

978-1-4244-7073-0

Podaci o skupu

21st IEEE International Symposium on Rapid System Prototyping (RSP)

predavanje

08.06.2010-11.06.2010

Fairfax (VA), Sjedinjene Američke Države

Povezanost rada

Računarstvo