A multi-level hardware-in-the-loop simulation (CROSBI ID 476711)
Prilog sa skupa u zborniku | izvorni znanstveni rad | međunarodna recenzija
Podaci o odgovornosti
Cosic, Kresimir ; Kopriva, Ivica ; Kostic, Todor ; Slamic, Miroslav ; Volarevic, Marijo ;
engleski
A multi-level hardware-in-the-loop simulation
This paper discusses the design and the use of multi-level Hardware-In-the-Loop (HIL) simulations as a powerful tool for the modernization of a complex system. This approach will be illustrated by describing a HIL simulator that was developed as the key component for a non-destructive and cost-effective prototype development process for a modernization of a semi-automatic guided missile system. The modular multiprocessor simulation core, multi-level simulation approach, asynchronous data exchange model and other key issues of the implementation are presented. Some possible aspects for the system modernization are highlighted. The paper concludes with a discussion of the simulation outputs and the benefits of this approach.
Dynamic models; Real time simulation; Multiprocessing; Signal Processing
nije evidentirano
nije evidentirano
nije evidentirano
nije evidentirano
nije evidentirano
nije evidentirano
Podaci o prilogu
, pp. 540-544,Ch-x.
1999.
objavljeno
Podaci o matičnoj publikaciji
The Proceedings of the 1999 Summer Computer Simulation Conference
Obaidat, Mohamed ; Nisanci, Abe ; Sadoun, Balqies ;
San Diego (CA): Society for Computer Simulation International
Podaci o skupu
The 1999 Summer Computer Simulation Conference
predavanje
11.07.1999-15.07.1999
Chicago (IL), Sjedinjene Američke Države