Nalazite se na CroRIS probnoj okolini. Ovdje evidentirani podaci neće biti pohranjeni u Informacijskom sustavu znanosti RH. Ako je ovo greška, CroRIS produkcijskoj okolini moguće je pristupi putem poveznice www.croris.hr
izvor podataka: crosbi !

N-channel MOSFETs Fabricated on Self-Assembled SiGe Dots for Strain-Enhanced Mobility (CROSBI ID 568855)

Prilog sa skupa u zborniku | izvorni znanstveni rad | međunarodna recenzija

Jovanović, Vladimir ; Biasotto, Cleber ; Moers, Juergen ; Grützmacher, Detlev ; Zhang, Jianjun ; Hrauda, Nina ; Stoffel, Mathieu ; Pezzoli, Fabio ; Schmidt, Oliver G. ; Miglio, Leo et al. N-channel MOSFETs Fabricated on Self-Assembled SiGe Dots for Strain-Enhanced Mobility // Proceedings of 13th Annual Workshop on Semiconductor Advances for Future Electronics and Sensors, SAFE 2010. 2010. str. 101-104

Podaci o odgovornosti

Jovanović, Vladimir ; Biasotto, Cleber ; Moers, Juergen ; Grützmacher, Detlev ; Zhang, Jianjun ; Hrauda, Nina ; Stoffel, Mathieu ; Pezzoli, Fabio ; Schmidt, Oliver G. ; Miglio, Leo ; Kosina, Hans ; Marzegalli, Anna ; Vastola, Guglielmo ; Mussler, Gregor ; Stangl, Julian ; Bauer, Guenther ; van der Cingel, Johan ; Bonera, Emiliano, Nanver, Lis K.

engleski

N-channel MOSFETs Fabricated on Self-Assembled SiGe Dots for Strain-Enhanced Mobility

The dots of SiGe are grown in a Stranski-Krastanow mode in regular arrays and are used as sources of biaxial tensile strain in the Si layer grown over them. N-channel MOSFETs are fabricated with the channel region in the top Si layer over the SiGe dot in order to investigate mobility enhancement as a result of the strain imparted by the underlying SiGe dot. A dedicated fabrication process is developed with the maximum processing temperature after the growth of the dot structure of 400 ºC and ultrashallow source/drain junctions selfaligned to the gate formed by ion implantation and excimer-laser annealing. The comparison with the reference FETs processed in parallel shows the increase of drain current of up to 22.5 %.

CMOS; excimer-laser annealing (ELA); low-temperature gate stack; SiGe; strain-enhanced mobility; Stranski– Krastanow (S–K) growth mode; ultrashallow source/drain junctions

nije evidentirano

nije evidentirano

nije evidentirano

nije evidentirano

nije evidentirano

nije evidentirano

Podaci o prilogu

101-104.

2010.

objavljeno

Podaci o matičnoj publikaciji

Proceedings of 13th Annual Workshop on Semiconductor Advances for Future Electronics and Sensors, SAFE 2010

Podaci o skupu

13th Annual Workshop on Semiconductor Advances for Future Electronics and Sensors, SAFE 2010

poster

18.11.2010-19.11.2010

Veldhoven, Nizozemska

Povezanost rada

Elektrotehnika