

Fig.3 Switched CW charge pump unit

turn off and on in order to ensure the proper charge pump operation [6], [7].

In this paper we propose a version of switched Cockcroft-Walton (SCW) charge pump for driving capacitive loads. The design is fairly simple. The charge pump requires only the AC signal, with  $U_m$  greater than  $U_m$ , which can be sine or square wave, as opposed to majority of reported charge pumps which require DC voltage and/or special clocking schemes [8]-[14]. No DC voltage is needed for this charge pump, what makes this charge pump suitable for usage in RFID tags, where only the RF signal is available for DC voltage generation.

## 2 Switched CW Charge Pump

In the switched CW charge pump two regular pumping stages are merged into one major pumping unit which, when modeled with diodes and switches, consists of 2 capacitors, 2 diodes and 2 switches, as shown on Fig.2. There are two operational states for this charge pump. In first, while switch S1 is closed and S2 opened, the charge pump charges as ordinary CW charge pump. In second state, when switch S1 is opened and S2 closed, the charge unit capacitors C1 and C2 are through switch S2 connected serially and the voltage passed to the next pumping unit is significantly higher.

The full charge pumping unit schematics is shown in Fig.3. Due to better clarity of the schematics, the connections between ground and the body of each MOSFET are not shown. M1 and M2 are diode connected MOSFETs which with capacitors C1 and C2 form a regular CW charge pump. MOSFETs M3 and M4 are used as switches S1 and S2, respectively. Two additional MOSFETs M5 and M6, are added to ensure that M4 (switch S2) can be completely turned on and off. In fact, M5 and M6 form an inverter driving stage for MOSFET M4, where the active load resistor M5 is made of a long MOSFET, keeping the power consumption minimal.




Fig.2 Switched CW charge pump unit modeled with diodes and switches

When M6 is turned on, the gate of the M4 is connected to the ground, thus M4 is turned off. When M6 is turned off, the voltage level of capacitor C1 is through M5 brought to the gate of the M4, hence turning it on.

This way, when AC signal is positive, the M3 and M6 are turned on, and the M4 is turned off. This is first operational state in which the charge pump charges as regular CW charge pump. When AC drops to its negative value, the MOSFETs M3 and M6 are turned off, M4 is turned on, and charge pump is in the second operational state where the heaped voltage (serially connected) from capacitors C1 and C2 is passed on the output of the pumping unit.

By cascading the SCW charge pump units a SCW charge pump with any even number of stages can be made, as shown in Fig.3.

### 3 Simulation

Simulation of the switched CW charge pump is done with Multisim 2001® software, using 0.35µm n-well CMOS level 49 SPICE models [15].

In the comparison between CW and SCW charge pump, the number of pumping stages is one of the parameters. Basically, the number of stages is equal to the number of capacitors in the charge pump, without the output stage. The SCW charge pump consists of charge pump units which are two pumping stages merged together. This is the reason why only the charge pumps with even number of stages were simulated.

By increasing the number of pumping stages, the voltage increases accordingly. For exclusively capacitive load, with no parallel resistive load applied to the output capacitor, comparison between output voltages of the




Fig.4 Output voltage comparison for SCW and CW charge pump for a different number of pumping stages, and different values of the pumping capacitors,  $V_{AC}=3.5V$ .

SCW and CW charge pump, for a different number of pumping stages, and different values of the pumping capacitors, is given in Fig.4. The typical capacitance values for pumping capacitors in related papers [1]-[14] vary from 1pF up to 30 nF.

For SCW with 10 pF pumping capacitors can be seen the output voltage drop for 8-stage charge pump caused by power consumption of the additional MOSFETs added to the charge pump units.

### 3.1 Output characteristics

The output characteristics  $V_{out}$  vs.  $I_{out}$  of the SCW and CW charge pump are compared. The both charge pumps are 8-stage charge pumps with 10 pF, 100 pF, 1 nF, and 10 nF capacitors, and the frequency of the AC supply is set to the 1 MHz sine wave. Amplitude of the AC supply voltage is set to 3.5 V. Results of the comparison are given in Fig.5.

The SCW charge pump is designed to work under capacitive or low current load. For that reason the output currents in Fig.5 are given in logarithmic scale, which gives better overview of the low current region.

### 3.1 Charging time

The significant factor in charge pumps which are used in indirectly powered circuits is the charging time. The charging times of the SCW charge pump presented in this paper and CW charge pump are compared, and the result are given in Table 1. Note that the charging time values in Table 1 are time values needed for a certain charge pump to reach the 90% of it's maximal output voltage which is much higher for SCW charge pump.




Fig.5 Output voltages of the 8-stage SCW and CW charge pump under different output currents, logarithmic scale,  $V_{AC}=3.5V$

TABLE 1  
CHARGING TIME FOR 90% OF MAXIMAL OUTPUT VOLTAGE [ $\mu\text{s}$ ]

Number of stages $n$	10pF		100pF		1nF		10nF	
	CW	SCW	CW	SCW	CW	SCW	CW	SCW
2	7.2	11	9.3	19	31	82	320	1200
4	19	36	27	55	98	268	840	2400
6	42	90	52	150	177	465	1300	3500
8	72	138	99	408	260	1000	2000	7500

TABLE 2  
OUTPUT VOLTAGES FOR SCW AND CW CHARGE PUMP FOR CHARGING TIME IN WHICH CW REACHES 90% OF ITS MAXIMAL OUTPUT VOLTAGE VALUE,  $V_{AC}=3.5\text{V}$

Number of stages $n$	10pF		100pF		1nF		10nF	
	CW	SCW	CW	SCW	CW	SCW	CW	SCW
2	9.4	7.7	9.7	7.4	9.3	7.5	9.4	8.1
4	15.5	16.3	15.7	16.8	15.8	18.7	15.7	18.8
6	21.8	24.7	22	25.9	22	33.6	21.6	34
8	28.3	30	28.9	35.7	28	46	27.8	52




Fig.6 Output voltages in the charging process for 8-stage SCW and CW charge pump with 1nF pumping capacitors,  $V_{AC}=3.5\text{V}$ .

For better comparison between charge pumps Table 2 shows output voltage values for SCW and CW charge pump for charging time in which CW reaches 90% of its maximal output voltage value. The results in Table 2 show us that the SCW charge pump has improved performance also when the charging time is taken into consideration.

The charging processes for 8-stage SCW and CW charge pumps with 1nF pumping capacitors are given by Fig.6. Both charge pumps have approximately the same charging time (CW slightly better) until the CW reaches 70% of its maximal output voltage. After that the CW pump slows down charging toward its lower output voltage, and SCW continues charging much quicker.

## 4 Conclusion

The design we showed offers great save in number of capacitors needed for desired output voltage. To match the 8-stage SCW charge pump characteristics the CW charge pump would have to be at least 24-stage pump. This means that 2/3 of CW pumping capacitors can now be removed without decreasing the output voltage, what offers great chip area saving. Drawback of the SCW is that it cannot cope with CW when higher currents are needed. The best results of SCW are expected in driving low current, preferably capacitive loads, and indirectly powered circuits.

## References:

- [1] J. S. Witters, G. Groesenken, and H. E. Maes, "Analysis and modeling of on-chip high-voltage generator circuits for use in EEPROM circuits," *IEEE Journal of Solid-state Circuits*, vol. 24, No. 5, October 1999, pp. 1372-1380.
- [2] F. Kocer and M. P. Flynn, "A new transponder architecture with on-chip ADC for long-range telemetry applications," *IEEE Journal of Solid-state Circuits*, vol. 41, No. 5, May 2006, pp. 1142-1148.
- [3] T. Tanzawa and S. Atsumi, "Optimization of word-line booster circuits for low-voltage flash memories," *IEEE Journal of Solid-state Circuits*, vol. 34, No. 8, August 1999, pp. 1091-1098.
- [4] J.-s. Kim and S. Kim, "High voltage generator using a heap-pump circuit for low voltage embedded FLASH memories," *Journal of the Korean Physical Society*, vol. 41, No. 4, October 2002, pp. 468-470.

- [5] T. Tanzawa, T. Tanaka, K. Takeuchi, and H. Nakamura, "Circuit techniques for a 1.8-V-only NAND flash memory," *IEEE Journal of Solid-state Circuits*, vol. 37, No. 1, January 2002, pp. 84-89.
- [6] L. S. Y. Wong, S. Hossain, A. Ta, J. Edvinsson, D.H. Riva, and H. Nääs, "A very low-power CMOS mixed-signal IC for implantable pacemaker applications," *IEEE Journal of Solid-state Circuits*, vol. 39, No. 12, December 2004, pp. 2446-2456.
- [7] C. Lauterbach, W. Weber, and D. Römer, "Charge sharing concept and new clocking scheme for power efficiency and electromagnetic emission improvement of boosted charge pumps," *IEEE Journal of Solid-state Circuits*, vol. 35, No. 5, May 2000, pp. 719-723.
- [8] J. F. Dickson, "On-chip high-voltage generation in MNOS integrated circuits using an improved voltage multiplier technique," *IEEE Journal of Solid-state Circuits*, vol. 11, Issue 3, Jun 1976, pp. 374-378.
- [9] M.-D. Ker, S.-L. Chen, and C.-S. Tsai, "Design of charge pump circuits with consideration of gate-oxide reliability in low-voltage CMOS processes," *IEEE Journal of Solid-state Circuits*, vol. 41, No. 5, May 2006, pp. 1100-1107.
- [10] J.-T. Wu and K.-L. Chang, "MOS charge pumps for low-voltage operation," *IEEE Journal of Solid-state Circuits*, vol. 33, No. 4, April 1998, pp. 592-597.
- [11] J. Shin, I.-J. Chung, Y. J. Park, and H. S. Min, "A new charge pump without degradation in threshold voltage due to body effect," *IEEE Journal of Solid-state Circuits*, vol. 35, No. 8, August 2000, pp. 1227-1230.
- [12] C. C. Wang and J. C. Wu, "Efficiency improvement in charge pump circuits," *IEEE Journal of Solid-state Circuits*, vol. 33, No. 6, June 1997, pp. 852-860.
- [13] T. T. Le, A. v. Jouanne, K. Mayaram, and T. S. Fiez, "Piezoelectric micro-power generation interface circuits," *IEEE Journal of Solid-state Circuits*, vol. 41, No. 6, June 2006, pp. 1411-1420.
- [14] H. Nakamoto, D. Yamazaki, T. Yamamoto, H. Kurata, S. Yamada, K. Mukaida, T. Ninomiya, T. Ohkawa, S. Masui, and K. Gotoh, "A passive UHF RF identification CMOS tag IC using ferroelectric RAM in 0.35- $\mu\text{m}$  technology," *IEEE Journal of Solid-state Circuits*, vol. 42, No. 1, January 2007, pp. 101-110.
- [15] URL:  
<https://www.eecs.berkeley.edu/~boser/courses/soft-ware/spice/CMOS35/index.html>