Nalazite se na CroRIS probnoj okolini. Ovdje evidentirani podaci neće biti pohranjeni u Informacijskom sustavu znanosti RH. Ako je ovo greška, CroRIS produkcijskoj okolini moguće je pristupi putem poveznice www.croris.hr
izvor podataka: crosbi !

TLM: Crossing Over From Buzz To Adoption (CROSBI ID 533549)

Prilog sa skupa u zborniku | izvorni znanstveni rad | međunarodna recenzija

Bacchini F., Gajski D. D., Maillet-Contoz L., Kashiwagi H., Donovan J., Mäkeläinen T., Greenbaum J., Nikhil R. S: TLM: Crossing Over From Buzz To Adoption // Proceedings - Design Automation Conference. 2007. str. 444-445-x

Podaci o odgovornosti

Bacchini F., Gajski D. D., Maillet-Contoz L., Kashiwagi H., Donovan J., Mäkeläinen T., Greenbaum J., Nikhil R. S:

engleski

TLM: Crossing Over From Buzz To Adoption

Transaction-level modeling - originally used decades ago in the development of telecommunications network architecture - is now widely used in SoC design. Why? Because the modern SoC is now so complex that systematic modeling and analysis are required to devise the optimal chip architecture. The architectural model is the essential platform that kick-starts two other key tasks - verification testbench development and software development. In addition, the interoperability imperatives of SoC design and verification, IP reuse, software development, and system evaluation and integration have driven the replacement of proprietary transaction-level modeling methodologies by a TLM standard that leverages the power of SystemC. The standard - devised by the Open SystemC Initiative (OSCI) in collaboration with the Open Core Protocol International Partnership (OCP-IP) - covers the multiple levels of abstraction required for all of the foregoing tasks. How well is this working? How have users migrated from RTL or C/C++ to SystemC? What learning and effort was required? How easy is it to create and reuse TLMs? How well does TLM fulfill the interoperability requirement? How are software developers using TLM platforms? How well is verification testbench development supported? How much IP is available with TLM models? This panel will explore and debate TLM, discuss the impact of the SystemC TLM 2.0 standard, and reveal some of their "ropes to skip and ropes to know" for TLM success.

Transaction-level modeling; SoC design; SystemC

nije evidentirano

nije evidentirano

nije evidentirano

nije evidentirano

nije evidentirano

nije evidentirano

Podaci o prilogu

444-445-x.

2007.

objavljeno

Podaci o matičnoj publikaciji

Proceedings - Design Automation Conference

Podaci o skupu

Design Automation Conference

predavanje

04.06.2007-08.06.2007

San Diego (CA), Sjedinjene Američke Države

Povezanost rada

Računarstvo