Nalazite se na CroRIS probnoj okolini. Ovdje evidentirani podaci neće biti pohranjeni u Informacijskom sustavu znanosti RH. Ako je ovo greška, CroRIS produkcijskoj okolini moguće je pristupi putem poveznice www.croris.hr
izvor podataka: crosbi !

A Novel Three-Phase Switched-Capacitor Five-Level Multilevel Inverter with Reduced Components and Self-Balancing Ability (CROSBI ID 320382)

Prilog u časopisu | izvorni znanstveni rad | međunarodna recenzija

(Međunarodna suradnja) Kasinath, Jena ; Dhananjay, Kumar ; Kavali, Janardhan ; Hemanth, Kumar ; Arvind, R., Singh ; Nikolovski, Srete ; Mohit, Bajaj ; A Novel Three-Phase Switched-Capacitor Five-Level Multilevel Inverter with Reduced Components and Self-Balancing Ability // Applied sciences (Basel), 13 (2023), 3; 1-19. doi: 10.3390/app13031713

Podaci o odgovornosti

Kasinath, Jena ; Dhananjay, Kumar ; Kavali, Janardhan ; Hemanth, Kumar ; Arvind, R., Singh ; Nikolovski, Srete ; Mohit, Bajaj ;

Međunarodna suradnja

engleski

A Novel Three-Phase Switched-Capacitor Five-Level Multilevel Inverter with Reduced Components and Self-Balancing Ability

This paper proposes a step-up 3-Ф switched- capacitor multilevel inverter topology with minimal switch count and voltage stresses. The proposed topology is designed to provide five distinct output voltage levels from a single isolated dc source, making it suitable for medium and low-voltage applications. Each leg of the proposed topology contains four switches, one power diode, and a capacitor. The switching signals are also generated using a staircase universal modulation method. As a result, the proposed topology will operate at both low and high switching frequencies. To highlight the proposed topology’s advantages, a comparison of three-phase topologies wasperformed in terms of the switching components, voltage stress, component count per level factor, and cost function withthe recent literature. The topology achieved an efficiency of about 96.7% with dynamic loading, and 75% of the switches experienced half of the peak output voltage (VDC), whereas the remaining switches experienced peak output voltage (2VDC) as voltage stress. The MATLAB/Simulink environment was used to simulate the proposed topology, and a laboratory prototype was also built to verify the inverter’s theoretical justifications and real-time performance.

cost function ; multilevel inverter ; pulse width modulation ; switched capacitor ; total standing voltage

nije evidentirano

nije evidentirano

nije evidentirano

nije evidentirano

nije evidentirano

nije evidentirano

Podaci o izdanju

13 (3)

2023.

1-19

objavljeno

2076-3417

10.3390/app13031713

Trošak objave rada u otvorenom pristupu

APC

Povezanost rada

Elektrotehnika

Poveznice
Indeksiranost