An Area Efficient and Reusable HEVC 1D-DCT Hardware Accelerator (CROSBI ID 690189)
Prilog sa skupa u časopisu | izvorni znanstveni rad | međunarodna recenzija
Podaci o odgovornosti
Cobrnic, Mate ; Duspara, Alen ; Dragic, Leon ; Piljic, Igor ; Mlinaric, Hrvoje ; Kovac, Mario
engleski
An Area Efficient and Reusable HEVC 1D-DCT Hardware Accelerator
In this paper is presented an area efficient reusable architecture for integer one dimensional Discrete Cosine Transform (1D DCT) with adjustable transform sizes in High Efficiency Video Coding (HEVC). Optimization is based on exploiting of symmetry and subset properties of the transform matrix. The proposed multiply-accumulate architecture is fully pipelined and applicable for all transform sizes. It provides the interface over which the processing system can control the datapath of the transform process and the synchronization channel that enables the system to receive the feedback information about utilization from the device. An intuitive line approach for calculating transform coefficients for all transform sizes was used instead of the commonly applied recursive decomposition approach. This approach simplifies disabling of lines that are not employed for a particular transform size. The proposed architecture is implemented on the FPGA platform, can operate at 407, 5 MHz, achieves throughput of 815 Msps and can support encoding of a 4K UHD@30 fps video sequence in real time.
Integer Discrete Cosine Transform (DCT) ; High Efficiency Video Coding (HEVC) ; Field-Programmable Gate Array (FPGA) ; Pipelined architecture
nije evidentirano
nije evidentirano
nije evidentirano
nije evidentirano
nije evidentirano
nije evidentirano
Podaci o prilogu
199-208.
2020.
nije evidentirano
objavljeno
10.1007/978-3-030-43229-4_18
Podaci o matičnoj publikaciji
Wyrzykowski, Roman ; Deelman, Ewa ; Dongarra, Jack ; Karczewski, Konrad
Springer
978-3-030-43228-7
0302-9743
1611-3349
Podaci o skupu
Nepoznat skup
predavanje
29.02.1904-29.02.2096